IXYS

Advance Technical Information

HiperFET™ Power MOSFET Q3-Class

IXFR15N100Q3

V_{DSS} = 1000V
I_{D25} = 10A
$R_{DS(on)}$ ≤ 1.2Ω
t_{rr} ≤ 250ns

(Electrically Isolated Tab)

N-Channel Enhancement Mode
Fast Intrinsic Rectifier



ISOPLUS247
E153432



G = Gate D = Drain
S = Source

Symbol	Test Conditions	Maximum Ratings	
V_{DSS}	T_J = 25°C to 150°C	1000	V
V_{DGR}	T_J = 25°C to 150°C, R_{GS} = 1MΩ	1000	V
V_{GSS}	Continuous	±30	V
V_{GSM}	Transient	±40	V
I_{D25}	T_C = 25°C	10	A
I_{DM}	T_C = 25°C, Pulse Width Limited by T_{JM}	45	A
I_A	T_C = 25°C	7.5	A
E_{AS}	T_C = 25°C	1.0	J
dv/dt	$I_S \le I_{DM}$, $V_{DD} \le V_{DSS}$, $T_J \le 150°C$	50	V/ns
P_D	T_C = 25°C	400	W
T_J		-55 ... +150	°C
T_{JM}		150	°C
T_{stg}		-55 ... +150	°C
T_L	1.6mm (0.062 in.) from Case for 10s	300	°C
T_{SOLD}	Plastic Body for 10s	260	°C
V_{ISOL}	50/60 Hz, 1 Minute	2500	V~
F_C	Mounting Force	20..120/4.5..27	N/lb.
Weight		5	g

Symbol	Test Conditions (T_J = 25°C Unless Otherwise Specified)	Characteristic Values Min.	Typ.	Max.	
BV_{DSS}	V_{GS} = 0V, I_D = 1mA	1000			V
$V_{GS(th)}$	$V_{DS} = V_{GS}$, I_D = 4mA	3.5		6.5	V
I_{GSS}	V_{GS} = ±30V, V_{DS} = 0V			±100	nA
I_{DSS}	$V_{DS} = V_{DSS}$, V_{GS} = 0V			25	μA
	T_J = 125°C			1.5	mA
$R_{DS(on)}$	V_{GS} = 10V, I_D = 7.5A, Note 1			1.2	Ω

Features

- Silicon Chip on Direct-Copper Bond (DCB) Substrate
- Isolated Mounting Surface
- Low Intrinsic Gate Resistance
- 2500V~ Electrical Isolation
- Fast Intrinsic Rectifier
- Avalanche Rated
- Low Package Inductance

Advantages

- High Power Density
- Easy to Mount
- Space Savings

Applications

- DC-DC Converters
- Battery Chargers
- Switch-Mode and Resonant-Mode Power Supplies
- DC Choppers
- Temperature and Lighting Controls

Symbol	Test Conditions (T_J = 25°C Unless Otherwise Specified)	Characteristic Values Min.	Typ.	Max.	
g_{fs}	V_{DS} = 20V, I_D = 7.5A, Note 1	7.5	12.5		S
C_{iss}	V_{GS} = 0V, V_{DS} = 25V, f = 1MHz		3250		pF
C_{oss}			265		pF
C_{rss}			24		pF
R_{Gi}	Gate Input Resistance		0.20		Ω
$t_{d(on)}$	**Resistive Switching Times**		28		ns
t_r	V_{GS} = 10V, V_{DS} = 0.5 • V_{DSS}, I_D = 7.5A		10		ns
$t_{d(off)}$	R_G = 2Ω (External)		30		ns
t_f			8		ns
$Q_{g(on)}$	V_{GS} = 10V, V_{DS} = 0.5 • V_{DSS}, I_D = 7.5A		64		nC
Q_{gs}			23		nC
Q_{gd}			27		nC
R_{thJC}				0.31	°C/W
R_{thCS}			0.15		°C/W

Source-Drain Diode

Symbol	Test Conditions (T_J = 25°C Unless Otherwise Specified)	Characteristic Values Min.	Typ.	Max.	
I_S	V_{GS} = 0V			15	A
I_{SM}	Repetitive, Pulse Width Limited by T_{JM}			60	A
V_{SD}	I_F = I_S, V_{GS} = 0V, Note 1			1.4	V
t_{rr}	I_F = 7.5A, -di/dt = 100A/μs			250	ns
I_{RM}	V_R = 100V, V_{GS} = 0V		7.6		A
Q_{RM}			660		nC

Note 1. Pulse test, t ≤ 300μs, duty cycle, d ≤ 2%.

ISOPLUS247 (IXFR) Outline



1 = Gate
2,4 = Drain
3 = Source

SYM	INCHES MIN	INCHES MAX	MILLIMETERS MIN	MILLIMETERS MAX
A	.190	.205	4.83	5.21
A1	.090	.100	2.29	2.54
A2	.075	.085	1.91	2.16
b	.045	.055	1.14	1.40
b1	.075	.085	1.91	2.15
b2	.115	.126	2.92	3.20
C	.024	.033	0.61	0.83
D	.819	.840	20.80	21.34
E	.620	.635	15.75	16.13
e	.215 BSC		5.45 BSC	
L	.780	.811	19.81	20.60
L1	.150	.172	3.81	4.38
Q	.220	.244	5.59	6.20
R	.170	.191	4.32	4.85
S	.520	.540	13.21	13.72
T	.620	.640	15.75	16.26
U	.065	.080	1.65	2.03
W	0	.004	0	0.10

ADVANCE TECHNICAL INFORMATION

The product presented herein is under development. The Technical Specifications offered are derived from a subjective evaluation of the design, based upon prior knowledge and experience, and constitute a "considered reflection" of the anticipated result. IXYS reserves the right to change limits, test conditions, and dimensions without notice.

Fig. 1. Output Characteristics @ T_J = 25ºC



Fig. 2. Extended Output Characteristics @ T_J = 25ºC



Fig. 3. Output Characteristics @ T_J = 125ºC



Fig. 4. $R_{DS(on)}$ Normalized to I_D = 7.5A Value vs. Junction Temperature



Fig. 5. $R_{DS(on)}$ Normalized to I_D = 7.5A Value vs. Drain Current



Fig. 6. Maximum Drain Current vs. Case Temperature



Fig. 7. Input Admittance



Fig. 8. Transconductance



Fig. 9. Forward Voltage Drop of Intrinsic Diode



Fig. 10. Gate Charge



Fig. 11. Capacitance



Fig. 12. Forward-Bias Safe Operating Area



Fig. 13. Maximum Transient Thermal Impedance