

# **CYRF9935**

# WirelessUSB<sup>™</sup> NX 2.4 GHz Low Power Radio

## **Key Features**


- RF channel 126 (2400 MHz~2525 MHz)
- Programmable Data Rate 2 Mbps/250 Kbps
- Power Supply Range 1.9 V to 3.6 V
- Ultra low power operation
  - □ TX Current 12 mA at 0 dBm output power
     □ RX Current 15 mA at 2 Mbps data rate
     □ RX Current 14 mA at 250 Kbps data rate
     □ Idle current 26 µA (Idle-I mode)
  - □ Sleep current 900 nA
- Programmable TX Output Power:
  - □ +4 dBm
  - 🗆 0 dBm
  - ⊐ –8 dBm
  - □ –14 dBm
  - ⊐ –20 dBm
- Sensitivity (0.1%BER): □ -93 dBm at 250 kbps
  - □ –82 dBm at 2 Mbps
- Digital RSSI
- Programmable Payload length 1 to 32 bytes

## **Block Diagram**

- Programmable Multi-Level FIFO
   3 Levels of 32 bytes each
   6 Levels of 16 bytes each
- Automatic Packet Acknowledgement
- Automatic Packet Resend
- 8/16 bit hardware CRC
- Up to 8 Pipes for 1:8 Star Network
- 4-pin Hardware SPI Interface
- ±60 ppm 16 MHz crystal
- Compact 24-pin 4 × 4 mm QFN package

## Applications

- Wireless mouse, keyboard, gamepad and presenter
- Wireless audio and VoRF
- Remote controller
- Home automation
- Wireless sensor network
- Radio Controlled (R/C) Toy



Cypress Semiconductor Corporation Document Number: 001-88748 Rev. \*F 198 Champion Court

٠

San Jose, CA 95134-1709 • 408-943-2600 Revised April 11, 2016



# **CYRF9935**

## Contents

General Description	
Pin Configuration	3
Pin Descriptions	4
Functional Overview	5
Power on Reset	5
External Reset	5
Interrupt	5
RF Pins	
RF Channel	
Transmit Power control	6
RSSI Operation	7
Power Management	8
Idle-I Mode	9
Sleep Mode	
Transmit Mode	10
Receive Mode	10
Idle II Mode	10
Baseband Engine	
Packet Format	10
Preamble	10
Address	
Packet Control Word	
Broadcast Address	
Auto-Retransmit Mode	14
Data Packet Loss	17
ACK Packet Loss	
FIFO Control	19
Overview	
TX FIFO Access	
RX FIFO Access	
SPI Command	21
SPI Timing	21

Command List	22
SPI Status in Command Phase	23
SPI Command for Register Read and Write	23
SPI Command for RX FIFO Access	
SPI Command for TX FIFO Access	24
Register Sets	
Indirect Registers	
Application Circuit	33
Absolute Maximum Ratings	35
Operating Range	35
Electrical Specifications	35
Power Consumption	35
General RF Conditions	36
Transmitter Operation	36
Receiver Operation	37
Crystal Specification	
DC Characteristics	38
Power-On Reset	38
Ordering Information	39
Ordering Code Definitions	39
Packaging Information	40
Acronyms	
Document Conventions	41
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	47
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	47



## **General Description**

CYRF9935 is a low power radio transceiver operating in the world wide 2.4–2.5 GHz ISM band. The transceiver contains fully integrated receiver, transmitter, frequency synthesizer and baseband engine. Internal voltage regulators ensure good immunity to power supply noise and wide power supply voltage range.

CYRF9935 offers a high data rate of 2 Mbps. It enables burst transmission to reduce the average power consumption. In addition, the built-in automatic acknowledgement, automatic re-send and low power consumption in Idle-I mode, are very useful features for low power wireless applications.

## **Pin Configuration**




Figure 1. 24-pin QFN Pinout (Top View)





## **Pin Descriptions**

Pin	Name	Function	Description		
1	MISO	Digital Output	SPI data output <sup>[1]</sup>		
2	RST_n <sup>[2]</sup>	Digital Input	Chip reset pin. Active low.		
3	Test1		Reserved for factory test. Do not connect.		
4	Test2		Reserved for factory test. Do not connect.		
5	VDD_LDO	Power Output	Internal digital supply output (1.8 V) for de-coupling purpose only and cannot be loaded.		
6	GND	Power	Ground		
7	VIN <sup>[3]</sup>	Power Input	Power supply (+1.9 VDC ~ +3.6 VDC)		
8	XOUT	Analog Output	Crystal pin 2		
9	XIN	Analog Input	Crystal pin 1		
10	GND	Power	Ground		
11	GND	Power	Ground		
12	VIN <sup>[3]</sup>	Power Input	Power supply (+1.9 VDC ~ +3.6 VDC)		
13	VDD_PA	Analog Output	Power supply output (+1.8 Vdc) for the internal Power Amplifier, for de-coupling purpose only and cannot be loaded.		
14	ANT1	RF	Antenna interface pin 1		
15	ANT2	RF	Antenna interface pin 2		
16	GND	Power	Ground		
17	GND	Power	Ground		
18	VIN <sup>[3]</sup>	Power Input	Power supply (+1.9 VDC ~ +3.6 VDC)		
19	GND	Power	Ground		
20	SPI_nSS	Digital Input	SPI chip select. Active low.		
21	MODE	Digital Input	Chip enable activates RX mode. Active high.		
22	MOSI	Digital Input	SPI data input		
23	SCK	Digital Input	SPI clock input		
24	IRQ	Digital Output	Interrupt pin. Active low (default). Can be programmed to active high by setting internal register (address: 0x02).		

Notes
 MISO pin on the PSoC must be configured in pull-up mode to achieve low current consumption in Idle-I and Sleep modes. If using any other controller an external pull-up may be required.
 RST\_n line has an internal pull-up resistor which will pulls it high, hence the user does not need to pull RST\_n high.
 Pins 7, 12 and 18 i.e. all V<sub>IN</sub> pins must be shorted to a common power supply.



## **Functional Overview**

#### Power on Reset

Power on reset is initiated when the voltage on VIN reaches 1.9 V. It takes 50 ms for the power on reset event to complete. After power on reset the radio registers will have default values (refer to Register Sets on page 26) and the radio will be in Idle-I mode. In this mode the radio consumes 26  $\mu$ A current.

#### **External Reset**

CYRF9935 can also be reset anytime by driving the RST\_n pin low for a period greater than 5 µs. The reset signal should be followed by a period of inactivity on the SPI or any other input to the radio for about 1.5 milliseconds. This is required for the crystal oscillator to start-up.

External reset is an atomic command (it cannot be interrupted) and will interrupt any other activity on the chip.

#### Interrupt

In CYRF9935 the interrupt is provided through the IRQ pin. The interrupt can be configured as active low or active high, by clearing or setting bit 7 of direct register 0x02 respectively. Upon reset, it is configured as active low.

There are six interrupt sources in CYRF9935. These interrupts can be enabled or disabled by configuring bits 5:0 of direct register 0x02 (refer to Register Sets on page 26). Table 1 describes the different interrupts that are available.

#### Table 1. Interrupt Sources

Interrupt source	Description	Bit in Register 0x02 for enabling or disabling interrupt	Bit in Register 0x01 (Status) that reflects the state of interrupt
RX_DR	RX data ready	5	5
TX_DS	TX data sent	4	4
TX_MAX_ARSC	Maximum retry reached	3	3
TX_FIFO	Change in TX FIFO state to the state selected by the TX_FIFO_STA_SEL bits in register 0x28	2	1
RX_FIFO	RX FIFO not empty	1	0
RSSI	RSSI refresh done	0	2

If an interrupt is enabled the IRQ pin reflects the state of the corresponding interrupt source in the register 0x01 (refer to Register Sets on page 26). The IRQ pin remains asserted till the interrupt is cleared. To clear an interrupt set the corresponding bit in status register.

#### **RF Pins**

The CYRF9935 has two RF pins, ANT1 and ANT2, which are used for differential RF input/output. For optimum performance, an LC network (called a matching network) matches WUSB-NX to a conventional 50-ohm antenna.



The traces to ANT1 and ANT2 pins are RF traces and should be short and direct.

The LC values of the matching network should not be modified from those shown in the Application Circuit on page 33. In addition to matching, they provide attenuation of undesired transmit harmonics. These components should have good high-frequency characteristics, signified by Q factor within the manufacturer datasheets.

On the other side of the matching network is an antenna with 50 Ohm impedance. This trace also should be short, if possible.

However, in many cases, the antenna needs to be placed in a more optimum position on the PCB, so some additional trace length may be necessary. In such cases, the characteristic impedance of trace should also be 50 Ohm.

There should be a solid ground plane on the underside of the matching network. The solid ground plane should extend all the

way to the ground pad vias (at the center of the device) on one side and should extend to the 50 Ohm transmission line that connects to the antenna on the other side.

#### **RF Channel**

The RF channel frequency determines the center of the channel used. The channel occupies a bandwidth of less than 1 MHz at 250 kbps and a bandwidth of less than 2 MHz at 2 Mbps. CYRF9935 can operate on frequencies from 2.400 GHz to 2.525 GHz. The programming resolution of the RF channel frequency setting is 1MHz.

At 2 Mbps the channel occupies a bandwidth wider than the resolution of the RF channel frequency setting. To ensure non-overlapping channels in 2 Mbps mode, the channel spacing must be 2 MHz or more. At 250 kbps the occupied channel bandwidth is the same or lower than the resolution of the RF channel frequency setting.



The RF channel frequency is set by the register 0x00 according to the following formula:

Frequency = 2400 + Channel [MHz]

The transmitter and the receiver must be programmed with the same RF channel frequency to communicate with each other.

#### Table 2. RF channel frequency

Channel Number (Decimal)	Frequency
0	2400 MHz
1	2401 MHz

### Table 2. RF channel frequency (continued)

Channel Number (Decimal)	Frequency
2	2402 MHz
3	2403 MHz
4	2404 MHz
5	2405 MHz
125	2525 MHz

#### Table 3. Registers Table for Channel Setting

Address (Hex)	Name	Bits	Init	RW	Description
0x00	Channel	6:0	0101000	R/W	RF Channel Number

#### **Transmit Power control**

CYRF9935 supports 5 transmit power levels, which are +4 dBm, 0 dBm, -8 dBm, -14 dBm and -20 dBm.The +4 dBm power output is set using the indirect register 0x04 bit 7 (see Indirect Registers on page 31 for instructions on using the indirect

registers). The other four power levels can be set using the bits 4:3 of direct register 0x03.

The table below summarizes the power levels available.

### Table 4. For 4 dbm setting

Indirect Register Address (Hex)	Mnemonic	Bit	Reset Value	Туре	Description
0x04	PA4DBM	7	0		Enable PA 4 dBm output power. 1: PA output power 4dBm 0: PA output power depends on RF_PWR setting in direct register 0x03.
	Reserved	6:0	0010001	R	Only '0010001' allowed

#### Table 5. For Other power settings

Address (Hex)	Mnemonic	Bit	Reset Value	Туре	Description
0x03	RF_PWR	3:2	00		RF output power 00: –20 dBm 01: –14 dBm 10: –8 dBm 11: 0 dBm



#### **RSSI** Operation

CYRF9935 supports two types of RSSI measurements namely, RSSI Refresh and Packet RSSI.

RSSI Refresh is used to implement "Channel Assessment". This means RSSI Refresh can be used to assess whether a channel is clean or not. It is useful to search a clean channel for Frequency Hopping Spread Spectrum implementations. RSSI Refresh requires the user to specify the RF channel for RSSI measurement in the Channel field of register 0x00 prior to RSSI measurements. RSSI Refresh is enabled by setting AUTO\_RSSI\_EN or RSSI\_REFRESH bit fields of register 0x20. When AUTO\_RSSI\_EN is set, CYRF9935 evaluates RSSI continuously until AUTO\_RSSI\_EN is cleared. With RSSI\_REFRESH enabled, CYRF9935 evaluates RSSI only once, after which RSSI\_REFRESH will be cleared automatically. During RSSI evaluation, the RSSI result is updated onto the RSSI\_VAL\_MSB and RSSI\_VAL\_LSB bit fields of register 0x20. The RSSI value format is shown as below:

#### Table 6. RSSI value format

	MSB					
Bit 3	Bit 2	Bit 1	Bit 0	Bit 6		

For example, when you start a RSSI refresh and get the value "0110\_0101" from the register 0x20. The real RSSI value is "01011". Packet RSSI can be used to estimate the distance between TXer and RXer. CYRF9935 evaluates RSSI after the address field in packet being received is matched. We can use R\_RX\_PAYLOAD command to get the Packet RSSI if RSSI\_AUTO\_EN is set.


Table 7.	Registers	Table for	RSSI C	Operation
----------	-----------	-----------	--------	-----------

Address (Hex)	Mnemonic	Bits	Init	RW	Description
0x00	Channel	6:0	0101000	R/W	RF channel
0x20	RSSI_VAL_LSB	6	0	R/W	RSSI LSB (Bit 0) Value This value is updated by RSSI Refresh function
	AUTO_RSSI_ EN	5	0	R/W	AUTO RSSI Enable 0: AUTO RSSI Disable 1: AUTO RSSI Enable
	RSSI_REFRESH	4	0	R/W	RSSI Refresh Set to 1 to start RSSI refresh. The bit is auto cleared when RSSI Refresh is done. RSSI Refresh value will update in RSSI_VAL_MSB and RSSI_VAL_LSB
	RSSI_VAL_MSB	3:0	0	R/W	RSSI MSB (Bit 4–1) Value This value is updated by RSSI Refresh function



## **Power Management**

CYRF9935 has a built in state machine that controls the transition between the various operating states/modes of the radio. The state machine takes input from the various register settings, MODE pin and internal signals. The state diagram is shown in the figure below and conditions under which the state transition happens is explained in the table below.



#### Figure 2. State Diagram



#### Table 8. States transfer and conditions

<b>Current Mode</b>	Next Mode	Path	Condition
Power Off	Reset	1	When going from Power Off to Reset, VIN is ramped from 0 V to 1.9 V, RST_n =1. Idle-I is reached after a delay of $\leq$ 50 ms (required for internal POR to be de-asserted) and $\leq$ 1.5 ms (required for crystal startup)
Reset	Idle-I	2	When going from Reset to Idle-I mode, RST_n line is released and is internally pulled high.
Sleep	Idle-I	3	Register 0x23 bit 1 is set to value '0' (Note it takes $\leq$ 1.5 ms for crystal startup before reaching Idle-I)
Idle-I	Sleep	4	Register 0x23 bit 1 is set to value '1'
Idle-I	Transmit	5–6	TX FIFO not empty (by writing to TX FIFO with W_TX_PAYLOAD SPI command) TX circuitry takes ~130 $\mu s$ to settle
Transmit	Tx Settling	7	Transmitting next Data Packet on the same TX channel
			While switching between TX channels
Transmit	Receive	13–10	After a TX packet is sent with Auto ACK enabled
			With Auto ACK disabled, a TX packet is sent and RX request is asserted
Transmit	Idle-I	8	TX FIFO is empty with Auto ACK disabled
		13-10-11	With Auto ACK enabled, after receiving the ACK packet and there is no data in the TX FIFO.
Idle-I	Receive	9–10	Mode pin is asserted or Register 0x00 bit 1 is set to value '1'
Receive	Transmit	12-6	With Auto ACK enabled, TXer receives an ACK packet and TX FIFO is not empty.
			With Auto ACK enabled, TXer doesn't receive the ACK packet and retransmit is required.
			With Auto ACK enabled RXer receives a packet correctly & is going to send ACK packet.
			With Auto ACK disabled, RX operation is terminated and TX FIFO not empty.
Receive	Idle-I	11	With Auto ACK enabled TXer receives an ACK packet, TX FIFO empty and new receive is not requested.
			With Auto ACK disabled the receiver operation is terminated and TX FIFO is empty.
		12-6-8	With Auto ACK enabled, after transmitting the ACK packet, TX FIFO is empty and new receive is not requested.
Receive	Idle-II	14	With Auto ACK enabled, TXer times out without receiving ACK.
Idle-II	Idle-I	15	If Register 0x01 bit 3 =1 i.e. TX_MAX_ARSC Flag is cleared
Any mode	Reset	16	RST_n is pulled low for more than 5 µs

Note: RST\_n line has an internal pull-up resistor which will pulls it high, hence the user does not need to pull RST\_n high.

#### Idle-I Mode

After power up, CYRF9935 is by default in Idle-I Mode. It will leave the state when the sleep command (Register 0x23 bit 1 i.e. PCEN is set) is received or MCU requests to proceed transmit or receive. In this state, the radio typically consumes 26  $\mu$ A of current. This state helps in minimizing average current consumption without compromising on start up time.

#### Sleep Mode

On Sleep Mode, CYRF9935 only consumes 900 nA of current. This mode enables the device to offer ultra-low power consumption. The chip enters the Sleep Mode when Register 0x23 bit 1 (PCEN) is set. The following points describe the behavior of the device in Sleep mode:

- Register values are maintained
- Registers can be accessed over SPI
- FIFO content is maintained
- FIFO content cannot be accessed

CYRF9935 returns to Idle-I Mode when register 0x23 bit 1 (PCEN) is cleared. At this moment, the micro-controller should wait until the crystal is stable before further SPI Access. The wait can be either 1500  $\mu s$  or 150  $\mu s$ . Waiting for 1500  $\mu s$  is necessary if an external crystal used. If you want to reduce the wait time to 150  $\mu s$ , a stable clock source, like an oscillator, is required.



#### Table 9. Registers Table for Sleep Enable

Address (Hex)	Mnemonic	Bits	Init	RW	Description
0x23	PCEN	1	0		Power Control Enable, Set to 1 to enter Sleep mode.

pin.

#### Transmit Mode

In Transmit Mode, CYRF9935 typically consumes 12 mA of current. It quits Idle-I Mode and enters Transmit Mode when there is data in FIFO waiting for transmit. During the transition to Transmit Mode, the radio cannot transmit data immediately because RF Circuit is not stable. The transition period is referred to as TX settling time. CYRF9935 has a short TX settling time of 130 µs.

Note: When CYRF9935 detects Sleep command (Register 0x23 bit 1 i.e. PCEN is set) on Transmit Mode, it will not enter Sleep Mode until the data in FIFO is sent out completely.

#### **Receive Mode**

In Receive Mode, CYRF9935 typically consumes 15 mA of current. It quits Idle-I mode and enters Receive Mode when it captures a command, either MODE pin is asserted or RX\_ON

## **Baseband Engine**

#### **Packet Format**

#### Table 10. Data Packet Format

Preamble	Address	Control Word	Data Payload	CRC
4~16 bits	4~6 Bytes	10 Bits	0~32 Bytes	1~2 Bytes

#### Preamble

The preamble length can be configured from  $4 \sim 16$  bits by writing appropriate value to indirect register 0x01.

#### Table 11. Register Table for Preamble

Indirect Register Address (Hex)	Mnemonic	Bit	Reset Value	Туре	Description
0x01	Reserved	7:2	001000	R	Only '001000' allowed
	PAL	1:0	11	R/W	Preamble length for TX 00: 4 bits 01: 8 bits 10: 12 bits 11: 16 bits

The preamble pattern is dependent upon the MSB of the group address. For example the preamble pattern (16 bit setting) will be 1010101010101010101 if the MSB of the group address is 1. Similarly the preamble pattern will be 010101010101010101 for a group address with MSB 0. Preamble is automatically inserted ahead of the transmitted packet and removed from the received packet by the baseband engine.

#### Table 12. Register Table for CRC Control

Address (Hex)	Mnemonic	Bits	Init	RW	Description
0x03	CRCEN	1	1	R/W	Set to 1 to enable CRC.
	CRCLNG	0	1	R/W	0: 1-byte CRC
					1: 2-byte CRC

Idle II Mode After transmitting with automatic acknowledgement (AUTO ACK) enabled the device goes in to receive mode. If an ACK is not received after exhausting the maximum number of retries the radio enters idle-II mode. The device goes to idle I mode on clearing the TX\_MAX\_ARSC flag (i.e. setting register 0X01 bit 3 = 1).

i.e. bit 7 in register 0x01 is set. During the transition to Receive Mode, the radio cannot receive data immediately because RF

Circuit is not stable. The transition period is referred to as RX

settling time. CYRF9935 has a short RX settling time of 130 µs.

Note: When CYRF9935 detects Sleep command in Receive

Mode, it will not enter Sleep Mode until the current packet receive

finishes or Receive Mode is terminated by de-asserting MODE



#### Address

Address field consists of Group Address, Destination Pipe Address and Source Pipe Address. Table 13 shows the

construction of Address field. The length of Group Address is programmable from 2 bytes to 4 bytes. Both Destination Pipe Address and Source Pipe Address are one byte in length.

#### Table 13. Address Field Format

Group Address	Destination Pipe Address	Source Pipe Address
2~4 Bytes	1-Byte	1-Byte

#### Table 14. Registers Table for Address control

Address (Hex)	Mnemonic	Bits	Init	RW	Description	
0x03	ADDRLNG	6:5	01(B)	R/W	Group Address length	
					00: invalid	
					01: 2 bytes	
					10: 3 bytes	
					11: 4 bytes	
0x09	GROUP_ADDR_0	7:0	0xE7	R/W	Group Address byte 0	
0x0A	GROUP_ADDR_1	7:0	0xE7	R/W	Group Address byte 1	
0x0B	GROUP_ADDR_2	7:0	0xE7	R/W	Group Address byte 2	
0x0C	GROUP_ADDR_3	7:0	0xE7	R/W	Group Address byte 3	
0x0D	ADDR_DEV	7:0	0xE7	R/W	Device PIPE Address	
0x0E	ADDR_P1	7:0	0x00	R/W	PIPE 1 Address	
0x0F	ADDR_P2	7:0	0x00	R/W	PIPE 2 Address	
0x10	ADDR_P3	7:0	0x00	R/W	PIPE 3 Address	
0x11	ADDR_P4	7:0	0x00	R/W	PIPE 4 Address	
0x12	ADDR_P5	7:0	0x00	R/W	PIPE 5 Address	
0x13	ADDR_P6	7:0	0x00	R/W	PIPE 6 Address	
0x14	ADDR_P7	7:0	0x00	R/W	PIPE 7 Address	
0x15	ADDR_P8	7:0	0x00	R/W	PIPE 8 Address	

When a data packet is sent by TXer, Destination Pipe Address is obtained from ADDR\_P1 or ADDR\_P2 etc. depending on the pipe number used in the W\_TX\_PAYLOAD or W\_ACK\_PAYLOAD commands. Source Pipe Address is obtained from the register ADDR\_DEV.

Source pipe address in the ACK packet send by the RXer is just a copy of the Destination Pipe Address in the received packet and vice versa.


Figure 3 on page 12 shows how to set addresses to work in 8:1 communication. All of TXers and RXer have the same Group Address 0xE1, 0xE2, 0xE3 and 0xE4. RXer can receive the packets coming from TXer1, TXer2...to TXer8. RXer has Device Pipe Address 0x00. Device Pipe Address in both TXer1 and TXer8 are configured with 0x01 and 0x08 respectively. ADDR\_P1 on the TXers is set to 0x00 which is the Device Pipe

Address for the RXer. Similarly the ADDR\_P1 to ADDR\_P8 on the RXer are set to the Device Pipe Addresses on TXer1 to TXer8 respectively. For example when TXer1 sends the data packet to RXer, Destination Pipe Address is 0x00 from ADDR\_P1. TXer1's Source Pipe Address is 0x01 from ADDR\_DEV. When RXer received the data packet from TXer1, it returns ACK packet in which the Source Pipe Address is 0x00 and the destination is the same as the received packet's Source Pipe Address. The same behaviour is followed when TXer8 wants to send the data packet to RXer.

**Note:** 0xAA and 0x55 are not valid values for GROUP\_ADDR\_3. These patterns are similar to the patterns used for the preamble and may result in communication failure or high Packet Error Rate.







### Figure 3. Concept of address field applied to the 8:1 communication



### **Packet Control Word**

Packet Control Word is a 10 bit field which is automatically attached to the transmitting packet and removed from the received packet by the radio's baseband engine.

#### Table 15. Packet Control Word Format

Payload Length	PID	NOACK		
6 bits	3 bits	1 bit		

#### Payload Length

Payload length is a 6 bit field which is attached if DPL is 1 (refer Register Sets on page 26). It represents the payload length for the data packet. A value of 000000 means 0 byte data payload is carried while a value of 000001 means 1 bytes data payload are carried and so on (values in excess of 100000 are not valid).

#### PID

The PID is a 3-bit value that ranges from 1~7 and is incremented by 1 for every new packet. For every packet received, if the PID is same as last packet and computed CRC is not same as the previous packet, it is assumed a new packet is received. If both the PID and CRC for the received packet is same as the previous packet then the current packet is assumed to be a re-transmission of the previous packet. PID is always 0 for Auto-ACK packet.

#### NOACK

The NOACK is a 1 bit field which is inserted to the transmitted packet if DPL is enabled (refer Register Sets on page 26). If NOACK is set to 0 then an ACK packet will be exchanged between the receiver and the transmitter, if an error free payload packet was transmitted. For an Auto-ACK packet or broadcast packet the NOACK is set to 1.

#### Data Payload

Length is programmable 0 to 32 bytes.

#### CRC

CRC is an error detection mechanism provided to validate the data correctness of a received packet. CRC length is programmable to be either 1 or 2 bytes long. The CRC value is calculated over the packet control word and payload. The CRC is automatically calculated and appended to the transmitted packet. On the receiver side the CRC is removed from the received packet by the baseband engine. The received packet will be ignored if CRC mismatch happens. The number of bytes in CRC field is set by CRCLNG bit in direct register 0x03 (refer to Register Sets on page 26).

The polynomial for 1 byte CRC is  $X^8 + X^2 + X + 1$ , with an initial value of 0xFF.

The polynomial for 2 byte CRC is  $X^{16} + X^{12} + X^5 + 1$ , with an initial value of 0xFFFF.

#### **Broadcast Address**

CYRF9935 can transmit and receive broadcast packets. The bit-field BCEN must be set to enable the function for a RXer. To transmit a broadcast packet, W\_TX\_PAYLOAD SPI command is used and the TX Pipe Number in the command is set with 0 to indicate this is a broadcast packet. You can use R\_RX\_PAYLOAD SPI command to receive the broadcast packet if RX Pipe Number in the command is set to 0. The broadcast address is 0xE7, 0x39, 0xCE, 0x73, 0x9C depending on the address length (ADDRLNG register) setting. The address must be reserved for the broadcast use. In a broadcast packet, both Destination Pipe Address and Source Pipe Address are not attached.

Address (Hex)	Mnemonic	Bits	Init	RW	Description
0x23	BCEN	0	0	R/W	Broadcasting Listening Enable
					0: Broadcasting packets are ignored. 1: Broadcasting packet can be received.

#### Table 16. Registers Table for Broadcast Enable



ADDRLNG	Broadcast Address Length	Broadcast Address
2 Bytes	3	0xE7, 0x39, 0xCE
3 Bytes	4	0xE7, 0x39, 0xCE, 0x73
4 Bytes	5	0xE7, 0x39, 0xCE, 0x73, 0x9C

#### Table 17. Registers Table for Broadcast Address

#### Auto-Retransmit Mode

CYRF9935 supports Auto-retransmit mode. In this mode, a TXer will re-transmit the packet if it does not receive the ACK packet from a RXer. Before enabling Auto-retransmit mode, the following registers should be configured appropriately.

- Register 0x05 bit fields in this register are used to enable Auto-Retransmission mode on each pipe for both TXer and RXer.
- Register 0x07 bit field AAWD (Auto-ACK Wait Delay) TXer will wait for ACK packet arrival for an interval after the packet is sent. AAWD is used to configure the time interval. The interval starts counting at the end of packet transmission. The interval must be larger than 130 µs + the time required to complete the reception of the ACK packet. If TXer cannot receive ACK packet within the interval, TXer terminates RX mode immediately.
- Register 0x07 bit field RSD (Resend Delay) Idle time between the end of AAWD and the beginning of retransmit.
- Register 0x08 bit field ARSC (Auto Resend Count) The register is used to configure the maximum number of times to resend the same packet.
- Register 0x08 bit field ARS\_CNT (Auto Resend Counting) The register displays how many times the packet was retransmitted.


Address (Hex)	Mnemonic	Bits	Init	RW	Description
0x05	AA_P8	7	0	R/W	Enable Auto-ACK for PIPE 8
	AA_P7	6	0	R/W	Enable Auto-ACK for PIPE 7
	AA_P6	5	0	R/W	Enable Auto-ACK for PIPE 6
	AA_P5		0	R/W	Enable Auto-ACK for PIPE 5
	AA_P4	3	0	R/W	Enable Auto-ACK for PIPE 4
	AA_P3	2	0	R/W	Enable Auto-ACK for PIPE 3
	AA_P2	1	0	R/W	Enable Auto-ACK for PIPE 2
	AA_P1	0	0	R/W	Enable Auto-ACK for PIPE 1
0x07	AAWD	7:4	0000	R/W	Auto-ACK Wait Delay Values in unit of 250 μs. (0000 for 250 μs)
	RSD	3:0	0000	R/W	Resend Delay: 1st resend: AAWD + RSD 2nd resend: AAWD + (2 × RSD) 3rd resend: AAWD + (3 × RSD) 4th resend: AAWD + RSD 5th resend: AAWD + (2 × RSD) And so on. Values in unit of 250 µs. (0000 for 0 µs)
0x08	ARSC	7:4	0000	R/W	Setting the maximum Auto Resend Count
	ARS_CNT	3:0	0000	R	Auto Resend Count

#### Table 18. Registers Table for Auto-Retransmission Mode

In addition to the register setting appropriately, the user should use the correct SPI command to start the Auto-retransmit mode. In W\_TX\_PAYLOAD command, bit 7 of the first data byte which is behind the command must be set "0" to command CYRF9935 to send the packet with Auto-Retransmit mechanism.



#### Timing Diagram of Auto-Retransmit Mode



### Figure 4. Timing Diagram of typical radio transmit and receive operation



## Table 19. Timing Characteristics


ltem	Description	Min	Тур	Мах
Ttx_pll	TX PLL Settling Time PLL turns on because of the assertion of SPI W_TX_PAYLOAD	_	130 µs	_
Ttx_oa	Transmit Data On Air	-	-	-
	It depends on the address length, packet length, data rate, CRC length and so on. Please refer to the Packet Format on page 10 for details. The below equation can be used to calculate the time for transmission of a packet. (Preamble length + Address length + Control Word length + Data Payload length + CRC length) x (1/Data Rate) For example, for a packet having 16 bits preamble, 24 bits Address, 10 bits Control Word, 40 bits Data Payload and 16 bits CRC with 2 Mbps data rate:			
	Ttx_oa = (16+24+10+40+16)/(1/2M) = 53 μs			
Trx_pll	RX PLL Settling Time	_	130 µs	-
	PLL turns on when MODE pin is asserted or bit 7 of register 0x00 is set			
Trx_irq	RX IRQ Assertion Time	0	_	_
	The delay from the time the packet is received to IRQ assertion.			




### **Data Packet Loss**

The figure below shows CYRF9935 behavior if RXer loses the data packet which is sent by TXer. "Data On Air" represents the transmit sequence on the air including Data Packet and ACK Packet. In the diagram, there are several tags which are used to depict the real scenario during the data packet loss. These are explained below:

- 1. Data packet is sent by TXer
- 2. Data packet is interfered with, hence RXer cannot receive the same
- 3. RXer doesn't transmit ACK packet on the air
- 4. TXer aborts the receive and waits for AAWD and then for RSD
- 5. TXer resends Data packet
- 6. RXer receives the data packet correctly
- 7. RXer sends ACK packet on the air
- 8. TXer receives ACK packet.
- 9. TXer IRQ asserted because the packet is sent successfully.





#### Table 20. Data Packet Loss

Item	Description	Min	Тур	Max
Taawd	Time for ACK packet wait delay. Please refer to Register 0x07. (Note 4)	_	_	-
Trsd	Time for resend delay. Please refer to Register 0x07	_	_	-

#### Note 4. T<sub>AAWD</sub> should be larger than PLL settling time + ACK Packet air time.




### ACK Packet Loss

The diagram below shows CYRF9935 behavior if TXer loses the ACK packet which is sent by RXer. "Data On Air" represents the transmit sequence on the air including Data Packet and ACK Packet. In the diagram, there are several tags which are used to depict the scenario during the data packet loss. These are explained below:

- 1. Data Packet is sent by TXer
- 2. Data Packet is received correctly by RXer
- 3. RXer IRQ asserted to indicate that data is ready in FIFO
- 4. RXer sends ACK packet on the air
- 5. ACK packet is interfered with
- 6. TXer aborts the receive and waits for AAWD and then for RSD
- 7. TXer resends Data Packet
- 8. RXer doesn't assert IRQ because the same data packet is received
- 9. RXer sends ACK packet on the air
- 10.TXer receives ACK packet
- 11.TXer IRQ asserted because the packet is sent successfully

#### Figure 6. ACK Packet Loss Scenario





## **FIFO Control**

### Overview


In CYRF9935, there are TX FIFO and RX FIFO to store the transmit data and the receive data respectively. Both TX FIFO and RX FIFO can be programmed in either 3 blocks or 6 blocks configuration. In case of a 3-block configuration each block can store 32 bytes of data whereas in case of a 6-block configuration each block can store 16 bytes of data.


Table 21. Registers Table for FIFO Configuration

Address (Hex)	Mnemonic	Bits	Init	RW	Description
0x1E	TX_FIFO_CONFIG	6	0		0: 3 Blocks, 32-Byte in each block 1: 6 Blocks, 16-Byte in each block
0x1F	RX_FIFO_CONFIG	6	0		0: 3 Blocks, 32-Byte in each block 1: 6 Blocks, 16-Byte in each block

### **TX FIFO Access**

We can access TX FIFO with SPI Commands, W\_TX\_PAYLOAD or W\_ACK\_PAYLOAD. Figure 7 shows how to use the SPI commands to transmit data in Data Packet and ACK Packet. When a TXer wants to send Data Packet, W\_TX\_PAYLOAD is available to fill the transmit data into TX FIFO. W\_ACK\_PAYLOAD is available for RXer to fill the transmit data into TX FIFO. The data in TX FIFO of RXer will be attached to ACK packet.







Please keep the following in mind when accessing TX FIFO.

- In non-Auto-Retransmit Mode, data in TX FIFO will be cleared immediately when the data is sent
- For a TXer, data in TX FIFO will be held until ACK is received or re-transmit is terminated if Auto-Retransmit Mode is enabled
- For a RXer, data in TX FIFO will be held until a new data packet is received in the same pipe, if auto-ACK with ACK payload is enabled
- The current TX FIFO write is aborted if the written data size is more than TX FIFO block size
- The current TX FIFO write is also aborted if no free blocks are available to store the data
- We can monitor TX FIFO status through the registers
- At least, one byte data write is required

Table 22. Register	s Table for	FIFO Status	5
--------------------	-------------	-------------	---

Address (Hex)	Mnemonic	Bits	Init	RW	Description
0x01	TX_FIFO_STATE	1	1	R/W	This bit is set when the FIFO state matches the configuration selected by the TX_FIFO_STA_SEL bits in register 28. This bit is automatically cleared when the condition is not true and cannot be cleared by writing into the register. Refer to Table 23 for TX FIFO State explanation.
0x1F	RX_FIFO_NOT_EMPTY	0	0	R/W	1 indicates the RX_FIFO is not empty. Automatically cleared when RX_FIFO is empty.
0x28	TX_FIFO_STA_SEL	1:0	00	R/W	TX FIFO state selection: 00: TX_FIFO_EMPTY. 01: TX_FIFO_FULL. 10: TX_FIFO_NOT_EMPTY. 11: TX_FIFO_NOT_FULL. Perfore to Table 22 for TX_EIEO_State explanation
					Refer to Table 23 for TX FIFO State explanation.

### Table 23. TX FIFO State Explanation

TX_FIFO_STA_SEL	TX_FIFO_STATE Output Definition
00	TX FIFO Empty Status
	0: One of the blocks in TX FIFO has data
	1: All blocks in TX FIFO are empty
01	TX FIFO Full Status
	0: At least one of the blocks in TX FIFO is empty
	1: All blocks in the TX FIFO are full
10	TX FIFO Not Empty Status
	0: All blocks are empty
	1: At least one block has data
11	TX FIFO Not Full Status
	0: All blocks have data.
	1: At least one block is empty in TX FIFO




### **RX FIFO Access**


We can access RX FIFO with SPI command, R\_RX\_PAYLOAD. We use the SPI command to read data from RX FIFO while IRQ is asserted and RX\_DR status bit is set. In CYRF9935, RXer will not receive the packets when RX FIFO is full.

## **SPI Command**

### SPI Timing

In general, a SPI Command consists of a command and data part in that order. The command part is used to represent the purpose of the SPI command. For example, in Figure 8, C7–C0 is the command part. D0, D1, D2, and so on are defined as the data part.





#### Figure 10. SPI Timing Requirement




Figure 8. SPI Read Timing



### Table 24. SPI Characteristics

Symbol	Description	Minimum	Maximum	Units
T <sub>ssu</sub>	Data setup time	5	-	ns
T <sub>shd</sub>	Data hold time	2	-	ns
Tsdo	SPI_nSS to data valid	-	60	ns
T <sub>sckl</sub>	SCK low time	40	-	ns
T <sub>sckh</sub>	SCK high time	40	-	ns
T <sub>sck</sub>	SCK frequency	-	8	MHz
T <sub>r_spi</sub>	SCK rise and fall time	-	35	ns
T <sub>sss</sub>	SPI_nSS to SCK setup	30	-	ns
Tssh	SCK to SPI_nSS hold	20	-	ns
Tss_hd	SPI_nSS inactive time	50	_	ns

#### **Command List**

Table 25 shows all of the commands that CYRF9935 supports. Data Command Word defines the data in command part of SPI command. Command Length defines the length in the data phase.

### Table 25. Command List

Command name	Command Word	Data Length	Description
R_REGISTER	00AAAAAA <sup>[5]</sup>	1 byte	Read register value. Refer to Table 27 on page 23.
W_REGISTER	01AAAAAA <sup>[5]</sup>	1 byte	Write register value. Refer to Table 28 on page 23.
R_RX_PAYLOAD	10000000	3 to 34 bytes	Read RX_FIFO content. Refer to Table 29 on page 23.
W_TX_PAYLOAD	101PDDDD <sup>[6, 7]</sup>	2 to 33 bytes	Write TX_FIFO content. Refer to Table 31 on page 24.
W_ACK_PAYLOAD	1110PDDD <sup>[6, 8]</sup>	1 to 32 bytes	Write ACK data payload to TX_FIFO. Refer to Section Table 32 on page 24.
REUSE_TX_PAYLOAD	11010000	1 byte	The data in TX FIFO is reused. Refer to Section Table 33 on page 24.
FLUSH_TX_FIFO	11000101	None	Flush TX_FIFO
FLUSH_RX_FIFO	11000100	None	FLUSH_RX_FIFO command clears bit 0 (RX_FIFO_NOT_EMPTY) of register 0x01 and bits 0–5 of register 0x1f. The RX_FIFO contents are not valid after this command.
NOP	1111111	None	No operation

#### Notes

- 5. AAAAAA: Address of the register being accessed.
  6. P: Output power for this packet; P = 1 for 0dBm; P = 0 for the TX output power as the register RF\_PWR assigned.

DDDD = 1, broadcasting; DDDD = 1, broadcasting; DDDD = 1~8, corresponding pipe
 DDD: Target pipe number; DDD = 0 for pipe 1, DDD = 1 for pipe 2 and so on.



#### **SPI Status in Command Phase**

When a command is issued the radio always outputs the register 0x01 value. This helps the MCU to get the radio status without having to ask for it specifically. The NOP command can be used to read radio status without performing operation.

#### Table 26. SPI Command for NOP

Byte Num.	Phases	B7	B6	B5	B4	B3	B2	B1	B0	Note
Byte 1	Command	1	1	1	1	1	1	1	1	_

#### SPI Command for Register Read and Write

There are two SPI commands that are used to access the radio register. R\_REGISTER is used to read the content of a register. W\_REGISTER is used to write data to any register.

#### Table 27. SPI Command for Register Read

Byte Num.	Phases	B7	B6	B5	B4	B3	B2	B1	B0	Note
Byte 1	Command	0	0		F	Register	Addres	-		
Byte 2	Data			F	Register	Conter	nt	_		

#### Table 28. SPI Command for Register Write

Byte Num.	Phases	B7	B6	B5	B4	B3	B2	B1	B0	Note
Byte 1	Command	0	1		F	Register	Addres	-		
Byte 2	Data			F	Register	Conter	nt	-		

#### **SPI Command for RX FIFO Access**

There are two commands, R\_RX\_PAYLOAD and FLUSH\_RX\_FIFO to handle RX FIFO access. When CYRF9935 receives a data packet, the data will be stored into RX FIFO. R\_RX\_PAYLOAD command is used to read the data from the RX FIFO. FLUSH\_RX\_FIFO command clears bit 0 (RX\_FIFO\_NOT\_EMPTY) of register 0x01 and bits 0–5 of register 0x1f. The RX\_FIFO contents are not valid after this command.

#### Table 29. SPI Command for R\_RX\_PAYLOAD

Byte Num.	Phases	B7	B6	B5	B4	B3	B2	B1	B0	Note
Byte 1	Command	1	0	0	0	0	0	0	0	
Byte 2	Data		Packe	t RSSI		F	RX Pipe	Numbe	r	Note 9, 10
Byte 3	Data	F	Reserve	served Data Length						Note 11
Byte 4–35	Data			Read	l Data fr					

#### Table 30. SPI Command for FLUSH\_RX\_FIFO

Byte Num.	Phases	B7	B6	B5	B4	B3	B2	B1	B0	Note
Byte 1	Command	1	1	0	0	0	1	0	0	_

#### Notes

 Packet RSSI This field contains the RSSI value which was evaluated while receiving the packet.

10. RX Pipe Number This field indicates to which pipe the data belongs.

<sup>11.</sup> Data Length

This field indicates how many bytes in RX FIFO should be read out. The maximum length is 32 Bytes. The minimum length is 1 Byte. The length from Byte Number 4-35 depends on this field.



#### **SPI Command for TX FIFO Access**

There are four commands, W\_TX\_PAYLOAD, W\_ACK\_PAYLOAD, REUSE\_TX\_PAYLOAD and FLUSH\_TX\_FIFO to handle TX FIFO access. TX FIFO Access on page 19 introduces how to use W TX PAYLOAD command and W ACK PAYLOAD command. REUSE TX PAYLOAD command is useful when CYRF9935 cannot proceed to retransmit the packet because the resend count has reached the maximum value. We can use this command to reuse data from previous packet. The data which is held in TX FIFO is sent again. The FLUSH\_TX\_FIFO command is used to flush/clear the contents of the TX FIFO.

#### Table 31. SPI Command for W\_TX\_PAYLOAD

Byte Num.	Phases	B7	B6	B5	B4	B3	B2	B1	B0	Note
Byte 1	Command	1	0	1	Р	-	TX Pipe	Numbe	r	Note 12
Byte 2	Data	Note 13			RF Cha	annel (N	lote 14)	Note 13, 14		
Byte 3–34	Data		Write Data to TX FIFO							

#### Table 32. SPI Command for W\_ACK\_PAYLOAD

Byte Num.	Phases	B7	B6	B5	B4	B3	B2	B1	B0	Note
Byte 1	Command	1	1	1	0	Р	ACK	Pipe Nu	umber	Note 15, 16
Byte 2–33	Data			Wri	te Data					

#### Table 33. SPI Command for REUSE\_TX\_PAYLOAD

Byte Num.	Phases	B7	B6	B5	B4	B3	B2	B1	B0	Note
Byte 1	Command	1	1	0	1	0	0	0	0	
Byte 2	Data	Note 13			RI	- Chanr	Refer to Table 31 on page 24.			

#### Table 34. SPI Command for FLUSH\_TX\_FIFO

Byte Num.	Phases	B7	B6	B5	B4	B3	B2	B1	B0	Note
Byte 1	Command	1	1	0	0	0	1	0	1	_

Notes

12. Bit 4, Power

This bit indicates RF TX Power. 1: RF TX Power is 0dBm, 0: RX TX Power is decided by the register (0x03, Bit 3-2, RF\_PWR)

- Bit 7 indicates if TXer asks RXer for ACK packet.
   CRXer should respond with ACK packet to the current data packet, if ACK\_EN is set for the corresponding pipe in register 0x05.

1: RXer not required to respond with ACK packet to the current data packet.

14. Bit 6-0, RF Channels

The RF Channel setting is only effective for TXer while sending packets and listening to ACK packets.

15. Bit 3, Power This bit indicates how to decide RF TX Power.

1: RF TX Power is 0dBm, 0: RX TX Power is decided by the register (0x03, Bit 3-2, RF\_PWR)

16. ACK Pipe Number. This register specifies the target pipe number for the TX FIFO write. ACK Pipe number setting is "Source pipe number - 1". For example, the TXer uses pipe 2 for current transmission, the RXer ACK pipe number setting must be 1.



#### \*Very Important – Further explanation to Pipe Number Setting for SPI Command \*

In R\_RX\_PAYLOAD and W\_TX\_PAYLOAD commands, there are 4-bits to represent the pipe number. In both cases, a value 0 indicates broadcast packet transmission. Any values between 1 and 8 for this field will initiate data transfer on the corresponding pipe. But for, W\_ACK\_PAYLOAD only 3-bit pipe numbers are applicable and the command does not support the broadcast packet. The value 0–7 indicates to send the packet to Pipe 1–8. The table below explains the case.

#### Table 35. Pipe Number Setting

CYRF9935 Pipe Number	R_RX_PAYLOAD RX Pipe Number	W_TX_PAYLOAD TX Pipe Number	W_ACK_PAYLOAD ACK Pipe Number
Broadcast Address	0	0	Not Available
1	1	1	0
2	2	2	1
3	3	3	2
4	4	4	3
5	5	5	4
6	6	6	5
7	7	7	6
8	8	8	7



# **Register Sets**

Address (Hex)	Mnemonic	Bit	Reset Value	Туре	Description
0x00	RXON	7	0	R/W	Enables and disables RX mode 0: RX operation is controlled by MODE pin state 1: Enter RX mode regardless of MODE pin status Note: CYRF9935 enters RX mode while either RXON bit is set or MODE Pin is asserted. The radio transitions from RX to Idle-I if both RXON is cleared and MODE pin is driven low.
	Channel	6:0	0101000	R/W	RF channel This field sets the channel on the RXer while listening for packets, sending ACK packets and measuring channel RSSI.
0x01	Reserved	7:6	00	R/W	Only '00' allowed
	RX_DR	5	0	R/W	Received Data Ready The bit is set when a data packet is received. Write 1 to Clear
	TX_DS	4	0	R/W	Transmitter Data Sent Successfully This bit is set when a data packet is transmitted successfully. Write 1 to Clear
	TX_MAX_ARSC	3	0	R/W	Transmitter Maximum Auto Resend Count Write 1 to clear this bit. This bit also gets cleared when using either REUSE_TX_PAYLOAD or FLUSH_TX_FIFO command. This bit is set when the packet is retransmitted for the number of times in the ARSC register. The bit must be cleared to continue the communication while TX_DT is asserted.
	RSSI_REFRESH_DONE	2	0	R/W	RSSI Value Refresh Write 1 to Clear The bit is set after RSSI update is complete.
	TX_FIFO_STATE	1	1	R/W	This bit is set when the FIFO state matches the configuration selected by the TX_FIFO_STA_SEL bits in register 28. This bit is automatically cleared when the condition is not true and cannot be cleared by writing into the register. Refer to Table 23 on page 20 for TX FIFO State explanation.
	RX_FIFO_NOT_EMPTY	0	0	R/W	RX FIFO Not Empty Auto Clear if RX FIFO is empty. This bit is set when RX_FIFO is not empty.
0x02	IRQ_LVL	7	0	R/W	IRQ Pin logic drive level 0: Active Low 1: Active High
	Reserved	6	0	R/W	Only '0' allowed.
	RX_DR_IRQEN	5	1	R/W	IRQ Enable for Receive Data Ready If this bit is set, IRQ Pin is asserted when a packet is received.
	TX_DS_IRQEN	4	1	R/W	IRQ Enable for Transmitter Data Send If this bit is set, IRQ Pin is asserted after a packet is sent.
	TX_MAX_ARSC_IRQEN	3	0	R/W	IRQ Enable for Transmitter Maximum Resend Count If this bit is set, IRQ Pin is asserted when the retransmit count reaches ARSC setting.



Address (Hex)	Mnemonic	Bit	Reset Value	Туре	Description
	TX_FIFO_IRQEN	2	0	R/W	IRQ Enable for TX_FIFO Empty If this bit is set, IRQ Pin is asserted when the TX_FIFO is empty.
	RX_FIFO_IRQEN	1	0	R/W	IRQ Enable for RX_FIFO Empty If this bit is set, IRQ Pin is asserted when the RX_FIFO is empty.
	RSSI_IRQEN	0	0	R/W	IRQ Enable for RSSI Refresh If this bit is set, IRQ Pin is asserted when RSSI Refresh is complete.
0x03	Reserved	7	0	R/W	Only '0' allowed.
	ADDRLNG	6:5	01	R/W	Group Address Length 00: Invalid 01: 2 bytes 10: 3 bytes 11: 4 bytes
	DR	4	1	R/W	Data Rate 0: 250 kbps 1: 2 Mbps
	RF_PWR	3:2	00	R/W	RF output power 00: -20 dBm 01: -14 dBm 10: -8 dBm 11: 0 dBm
	CRCEN	1	1	R/W	Enable/Disable CRC 1: Enable CRC 0: Disable CRC
	CRCLNG	0	1	R/W	0: 1-byte CRC 1: 2-byte CRC
0x04	EN_P8	7	1	R/W	Enable PIPE 8
	EN_P7	6	1	R/W	Enable PIPE 7
	EN_P6	5	1	R/W	Enable PIPE 6
	EN_P5	4	1	R/W	Enable PIPE 5
	EN_P4	3	1	R/W	Enable PIPE 4
	EN_P3	2	1	R/W	Enable PIPE 3
	EN_P2	1	1	R/W	Enable PIPE 2
	EN_P1	0	1	R/W	Enable PIPE 1
0x05	AA_P8	7	0	R/W	Enable Auto-ACK for PIPE 8
	AA_P7	6	0	R/W	Enable Auto-ACK for PIPE 7
	AA_P6	5	0	R/W	Enable Auto-ACK for PIPE 6
	AA_P5	4	0	R/W	Enable Auto-ACK for PIPE 5
	AA_P4	3	0	R/W	Enable Auto-ACK for PIPE 4
	AA_P3	2	0	R/W	Enable Auto-ACK for PIPE 3
	AA_P2	1	0	R/W	Enable Auto-ACK for PIPE 2
	AA_P1	0	0	R/W	Enable Auto-ACK for PIPE 1
0x06	DP_P8	7	0	R/W	Enable Dynamic Payload Length for PIPE 8
	DP_P7	6	0	R/W	Enable Dynamic Payload Length for PIPE 7
	DP_P6	5	0	R/W	Enable Dynamic Payload Length for PIPE 6



Address (Hex)	Mnemonic	Bit	Reset Value	Туре	Description
	DP_P5	4	0	R/W	Enable Dynamic Payload Length for PIPE 5
	DP_P4	3	0	R/W	Enable Dynamic Payload Length for PIPE 4
	DP_P3	2	0	R/W	Enable Dynamic Payload Length for PIPE 3
	DP_P2	1	0	R/W	Enable Dynamic Payload Length for PIPE 2
	DP_P1	0	0	R/W	Enable Dynamic Payload Length for PIPE 1
0x07	AAWD	7:4	0000	R/W	Auto-ACK Wait Delay Increments in unit of 250 μs. (0000 for 1 × 250 μs 0001 for 2 × 250 μs
	RSD	3:0	0000	R/W	Resend Delay (accumulated over each resend): 1 <sup>st</sup> resend: AAWD + RSD 2 <sup>nd</sup> resend: AAWD + (2 × RSD) 3 <sup>rd</sup> resend: AAWD + (3 × RSD) 4 <sup>th</sup> resend: AAWD + RSD 5 <sup>th</sup> resend: AAWD + (2 × RSD) And so on. Values in unit of 250 µs. (0000 for 0 µs)
0x08	ARSC	7:4	0000	R/W	Sets the maximum Auto Resend Count
	ARS_CNT	3:0	0000	R	Auto Resend Count
0x09	GROUP_ADDR_0	7:0	0xE7	R/W	Group Address byte 0
0x0A	GROUP_ADDR_1	7:0	0xE7	R/W	Group Address byte 1
0x0B	GROUP_ADDR_2	7:0	0xE7	R/W	Group Address byte 2
0x0C	GROUP_ADDR_3	7:0	0xE7	R/W	Group Address byte 3
0x0D	ADDR_DEV	7:0	0xE7	R/W	Device PIPE Address
0x0E	ADDR_P1	7:0	0x00	R/W	PIPE 1 Address
0x0F	ADDR_P2	7:0	0x00	R/W	PIPE 2 Address
0x10	ADDR_P3	7:0	0x00	R/W	PIPE 3 Address
0x11	ADDR_P4	7:0	0x00	R/W	PIPE 4 Address
0x12	ADDR_P5	7:0	0x00	R/W	PIPE 5 Address
0x13	ADDR_P6	7:0	0x00	R/W	PIPE 6 Address
0x14	ADDR_P7	7:0	0x00	R/W	PIPE 7 Address
0x15	ADDR_P8	7:0	0x00	R/W	PIPE 8 Address
0x16	Reserved	7:6	00	R/W	Only '00' allowed
	PKT_LNG_P1	5:0	000000	R/W	Packet Length for Pipe 1 This register sets the packet length for Pipe 1 if "Dynamic Payload Length" function is disabled. 000000: Invalid 000001: 1 bytes 000010: 2 bytes : 1000000: 32 bytes
0x17	Reserved	7:6	00	R/W	100000: 32 bytes Others: Invalid Only '00' allowed



Address (Hex)	Mnemonic	Bit	Reset Value	Туре	Description
	PKT_LNG_P2	5:0	00000	R/W	Packet Length for Pipe 2 This register sets the packet length for Pipe 2 if "Dynamic Payload Length" function is disabled. 000000: Invalid 000001: 1 bytes 000010: 2 bytes
					100000: 32 bytes Others: Invalid
0x18	Reserved	7:6	00	R/W	Only '00' allowed
	PKT_LNG_P3	5:0	00000	R/W	Packet Length for Pipe 3 This register sets the packet length for Pipe 3 if "Dynamic Payload Length" function is disabled. 000000: Invalid 000001: 1 bytes 000010: 2 bytes : 100000: 32 bytes Others: Invalid
0x19	Reserved	7:6	00	R/W	Only '00' allowed
	PKT_LNG_P4	5:0	00000	R/W	Packet Length for Pipe 4 This register sets the packet length for Pipe 4 if "Dynamic Payload Length" function is disabled. 000000: Invalid 000001: 1 bytes 000010: 2 bytes : 100000: 32 bytes
					Others: Invalid
0x1A	Reserved	7:6	00	R/W	Only '00' allowed
	PKT_LNG_P5	5:0	00000	R/W	Packet Length for Pipe 5 This register sets the packet length for Pipe 5 if "Dynamic Payload Length" function is disabled. 000000: Invalid 000001: 1 bytes 000010: 2 bytes : 100000: 32 bytes
					Others: Invalid
0x1B	Reserved	7:6	00	R/W	Only '00' allowed
	PKT_LNG_P6	5:0	00000	R/W	Packet Length for Pipe 6 This register sets the packet length for Pipe 6 if "Dynamic Payload Length" function is disabled. 000000: Invalid 000001: 1 bytes 000010: 2 bytes : 100000: 32 bytes
		7.0		D 444	Others: Invalid
0x1C	Reserved	7:6	00	R/W	Only ' 00' allowed



Address (Hex)	Mnemonic	Bit	Reset Value	Туре	Description
	PKT_LNG_P7	5:0	00000	R/W	Packet Length for Pipe 7 This register sets the packet length for Pipe 7 if "Dynamic Payload Length" function is disabled. 000000: Invalid 000001: 1 bytes 000010: 2 bytes : 100000: 32 bytes Others: Invalid
0x1D	Reserved	7:6	00	R/W	Only '00' allowed
	PKT_LNG_P8	5:0	00000	R/W	Packet Length for Pipe 8 This register sets the packet length for Pipe 8 if "Dynamic Payload Length" function is disabled. 000000: Invalid 000001: 1 bytes 000010: 2 bytes : 100000: 32 bytes Others: Invalid
0x1E	Reserved	7	0	R/W	Only '0' allowed
	TX_FIFO_CONFIG	6	0	R/W	0: 3 Blocks, 32-Byte in each block 1: 6 Blocks, 16-Byte in each block
	TX_FIFO_0_EMPTY	5	1	R	1: Indicates the TX_FIFO_0 is empty
	TX_FIFO_1_EMPTY	4	1	R	Indicates the TX_FIFO_1 is empty
	TX_FIFO_2_EMPTY	3	1	R	Indicates the TX_FIFO_2 is empty
	TX_FIFO_3_EMPTY	2	1	R	Indicates the TX_FIFO_3 is empty
	TX_FIFO_4_EMPTY	1	1	R	Indicates the TX_FIFO_4 is empty
	TX_FIFO_5_EMPTY	0	1	R	Indicates the TX_FIFO_5 is empty
0x1F	Reserved	7	0	R/W	Only '0' allowed
	RX_FIFO_CONFIG	6	0	R/W	0: 3 Blocks, 32-Byte in each block 1: 6 Blocks, 16-Byte in each block
	RX_FIFO_0_N_EMPTY	5	0	R	1: Indicates the RX_FIFO_0 is not empty
	RX_FIFO_1_N_EMPTY	4	0	R	Indicates the RX_FIFO_1 is not empty
	RX_FIFO_2_N_EMPTY	3	0	R	Indicates the RX_FIFO_2 is not empty
	RX_FIFO_3_N_EMPTY	2	0	R	Indicates the RX_FIFO_3 is not empty
	RX_FIFO_4_ N_EMPTY	1	0	R	Indicates the RX_FIFO_4 is not empty
	RX_FIFO_5_N_EMPTY	0	0	R	Indicates the RX_FIFO_5 is not empty
0x20	Reserved	7	0	R/W	Only '0' allowed
	RSSI_VAL_LSB	6	0	R/W	RSSI LSB (Bit 0) Value This bit is updated by RSSI Refresh function
	AUTO_RSSI_ EN	5	0	R/W	AUTO RSSI Enable 0: AUTO RSSI Disable 1: AUTO RSSI Enable
	RSSI_REFRESH	4	0	R/W	RSSI Refresh 1: Start RSSI refresh. The bit is automatically cleared when RSSI Refresh is done. RSSI Refresh updates the following fields, RSSI_VAL_MSB and RSSI_VAL_LSB
	RSSI_VAL_MSB	3:0	0	R/W	RSSI MSB (Bit 5-1) Value This value is updated by RSSI Refresh function



Address (Hex)	Mnemonic	Bit	Reset Value	Туре	Description
0x21	Reserved	7:0	00000100	R/W	Only '00000100' allowed
0x22	Reserved	7:3	00000	R/W	Only '00000' allowed
	STATE	2:0	001	R	Internal state indication 000: Sleep 001: Idle-I 100: RX (ACK waiting) 101: RX (Normal) 110: RX (Packet receiving) 010: TX (ACK sending) 011: TX (Normal) 111: Invalid
0x23	Reserved	7:2	000000	R/W	Only '000000' allowed
	PCEN	1	0	R/W	Power Control Enable, Set to 1 to enter Sleep mode.
	BCEN	0	0	R/W	Broadcast packet Listening Enable 0: Broadcast packets are ignored. 1: Broadcast packet can be received.
0x24~0x27	Reserved	7:0	11000010	R/W	Only '11000010' allowed
0x28	Reserved	7:2	000000	R/W	Only '000000' allowed
	TX_FIFO_STA_SEL	1:0	00	R/W	TX FIFO state selection 00: TX_FIFO_EMPTY. 01: TX_FIFO_FULL. 10: TX_FIFO_NOT_EMPTY. 11: TX_FIFO_NOT_FULL.
0x29~0x3B	Reserved	7:0	00000000	R/W	Only '00000000' allowed
0x3C	DRAFT_REG	7:0	00000000	R/W	Draft register
0x3D	CHIP_ID	7:0	10100001	R	Chip indication code
0x3E	INDIR_ADDR	7:0	00000000	R/W	Indirect register: address
0x3F	INDIR_DATA	7:0	10101000	R/W	Indirect register: data

#### **Indirect Registers**

CYRF9935 has a set of registers which can only be accessed through indirect addressing, hereafter referred to as indirect registers. These registers are accessed through the direct registers 0x3E (for addressing) and 0x3F (for reading / writing values). The below sections describe how to read or write these registers.

#### Reading from an Indirect Register

Following steps are used to read from an indirect register.

- Issue the address for the indirect register by writing it to the direct register 0x3E
- The contents of the corresponding indirect register can be read from the direct register 0x3F

Example for reading an indirect register 0x00

- write 0x00 to direct register 0x3E
- read register 0x3F

Writing to an Indirect Register

Following steps are used to write to an indirect register.

- Issue the address for the indirect register by writing it to the direct register 0x3E
- Write the value (to be written to the indirect register) to the direct register 0x3F

Example for writing an indirect register 0x00 with a value 0x10

- write 0x00 to direct register 0x3E
- write 0x10 to direct register 0x3F



The following table provides a list of indirect registers (with addresses and acceptable values) which can be read / written in WUSB-NX:

### Table 36. Indirect register sets

Address (Hex)	Mnemonic	Bit	Reset Value	Туре	Description
0x00	DIRECT	7	1	R/W	0: direct mode. 1: burst mode.
	CHNNUM	6:0	0101000	R	Currently used RF channel number. CHNNUM: 0 ~ 125 RF Freq. = 2400+ CHNNUM MHz
0x01	Reserved	7:2	001000	R	Only '001000' allowed
	PAL	1:0	11	R/W	Preamble length for TX 00: 4 bits 01: 8 bits 10: 12 bits 11: 16 bits
0x04	PA4DBM	7	0	R/W	Enable PA 4 dBm output power. 1: PA output power 4 dBm 0: PA output power depends on RF_PWR setting in direct address 0x03.
	Reserved	6:0	0010001	R	Only '0010001' allowed

Caution: Using addresses and values that are not documented in the table above will lead to CYRF9935 device exhibiting undefined behaviour.



## **Application Circuit**




Figure 11. CYRF9935 schematic for RF layouts with single ended 50  $\Omega$  RF output

Note: MISO pin on the PSoC must be configured in pull-up mode to achieve low current consumption in Idle-I and Sleep modes. If using any other controller an external pull-up may be required.



Component	Description	Value	Tolerance
ANT1	PIFA_ANTENNA		
C1, C6, C8, C10, C12	Chip capacitor	22 pF	5%
C2, C9, C11	Chip capacitor	2.2 nF	10%
C3	Chip capacitor	5 pF	10%
C4, C7, C13	Chip capacitor	1 uF	20%
C5	Chip capacitor	1 pF	10%
C15	Chip capacitor	12 pF	5%
C14	Chip capacitor	36 pF	5%
C16, C17	Chip capacitor	10 pF	10%
J2	CONN HEADER		
J3	CONN HEADER		
J4	CONN HEADER		
J5	CONN HEADER		
L1, L3	Chip inductor	3.9 nH	5%
L2	Chip inductor	5.6 nH	5%
L4	Chip inductor	3.3 nH	5%
R1	Resistor	20 KOhm	1%
R2	Resistor	0 Ohm	1%
R3	Resistor	1 MOhm	1%
R5	Resistor	0 Ohm	1%
R6	Resistor	10 KOhm	1%
TP1, TP2	TEST POINT		
TP3	TEST POINT		
U1	CYRF9935		
Y1	Crystal, CL = 12 pF, ESR < 100 Ω	16 MHz, 12 pF	

\_\_\_\_\_

## Table 37. Recommended components (BOM) in CYRF9935 with antenna matching network



## **Absolute Maximum Ratings**

Parameter	Description	Minimum	Maximum
Vin_Max	Supply Voltage VIN	–0.4 V	3.6 V
GND	GND	-	0 V
Vin_Max	Input voltages	–0.4 V	VIN + 0.4
Vo_Max	Output voltage	$V_{\text{SS}}$ to $V_{\text{IN}}$	$V_{SS}$ to $V_{\text{IN}}$
TPD	Total Power Dissipation (T <sub>A</sub> = 85 °C)	-	60 mW
T <sub>STG_AMAX</sub>	Storage temperature range	–55 °C	125 °C

Note: Stress exceeding one or more of the limiting values may cause permanent damage to CYRF9935.

## **Operating Range**

Parameter	Description	Minimum	Maximum
Vin	Supply Voltage (VIN)	1.9 V	3.6 V
ТО	Operating temperature range	0 °C	70 °C

# **Electrical Specifications**

### **Power Consumption**

Parameter	Description	Min	Тур	Max	Units
	Idle modes				
ldd_slpr	Supply current at Sleep Mode [17]	-	900	-	nA
ldd_idle1	Supply current at Idle-I Mode	-	26	-	μA
ldd_idle2	Supply current at Idle-II Mode	-	800	-	μA
	Transmit				
ldd_tx0+4	Supply current at TX Mode @ 4 dBm [18]	-	15	-	mA
ldd_tx0	Supply current at TX Mode @ 0 dBm [18]	-	12	-	mA
ldd_tx6	Supply current at TX Mode @ –8 dBm [18]	-	8.5	-	mA
ldd_tx12	Supply current at TX Mode @ –14 dBm [18]	-	7	-	mA
ldd_tx18	Supply current at TX Mode @ –20 dBm <sup>[18]</sup>	-	6.3	-	mA
	Receive				
ldd_rx	Supply current (2 Mbps)	-	15	-	mA
ldd_rx	Supply current (250 kbps)		14		mA

Notes

17. This current is for a 12 pF crystal, ESR < 20 Ω.</li>
18. Antenna load impedance = 70 + j75 Ω.



## **General RF Conditions**

Parameter	Description	Min	Тур	Max	Units	Notes
F_op	Operating frequency	2400	-	2525	MHz	
Fstep	RF channel frequency programming resolution		1		MHz	
XTAL	Crystal frequency	-	16	-	MHz	
Df2avg	Frequency deviation @ 2 Mbps	-	290	-	kHz	
Df1avg	Frequency deviation @ 250 kbps	-	155	-	kHz	
Ts	Air data rate	250	-	2000	kbps	

## **Transmitter Operation**

Parameter	Description	Min	Тур	Мах	Units	Notes
Pavh0	Maximum output power	-	0	+4	dBm	Note 19
Pop_acc	RF power control accuracy	-	-	±4	dB	
BW_20dB_2M	20dB bandwidth with modulated carrier (2 Mbps)	_	1800	2300	kHz	
BW_20dB_250K	20dB bandwidth with modulated carrier (250 kbps)	-	900	1000	kHz	
IBS_2	1st adjacent channel transmit power 2 MHz (2 Mbps)	-	-20	-	dBc	
IBS_3	2nd adjacent channel transmit power 4 MHz (2 Mbps)	-	-50	-	dBc	
IBS_2	1st adjacent channel transmit power 1 MHz (250 kbps)	_	-30	-	dBc	
IBS_3	2nd adjacent channel transmit power 2 MHz (250 kbps)	_	-45	_	dBc	



### **Receiver Operation**

Parameter	Description	Min	Тур	Max	Units	Notes
Rxmax-sig	Maximum received signal power at < 0.1% BER	-	0	-	dBm	
RxSbase	Sensitivity (0.1%BER) @ 2 Mbps	-	-82	-	dBm	
RxSbase	Sensitivity (0.1%BER) @ 250 kbps	-	-93	-	dBm	
Cl_cochannel	C/I Co-channel (2 Mbps)	-	11	-	dBc	Note 20
CI_1	Adjacent channel selectivity C/I 2 MHz (2 Mbps)	-	4	-	dBc	Note 20
CI_2	Adjacent channel selectivity C/I 4 MHz (2 Mbps)	-	-26	-	dBc	Note 20
CI_3	Adjacent channel selectivity C/I 6 MHz (2 Mbps)	-	-32	-	dBc	Note 20
CI_image	C/I image (2 Mbps)		-25		dBc	Note 20
Cl_cochannel	C/I Co-channel (250 kbps)		7		dBc	Note 20
CI_1	Adjacent channel selectivity C/I 1 MHz (250 kbps)	-	4	-	dBc	Note 20
CI_2	Adjacent channel selectivity C/I 2 MHz (250 kbps)	-	-17	-	dBc	Note 20
CI_3	Adjacent channel selectivity C/I 3 MHz (250 kbps)	-	-35	-	dBc	Note 20
CI_image	C/I image (250 kbps)		-25		dBc	Note 20

### **Crystal Specification**

Parameter	Description	Min	Тур	Max	Units	Notes
XTAL	Crystal Frequency	-	16	-	MHz	
XTAL_PPM	Tolerance	-	+/-60	-	ppm	
Co	Equivalent parallel capacitance (C <sub>0</sub> )	-	1.5	7.0	pF	
Ls	Equivalent serial inductance (L <sub>S</sub> )	-	30	-	mH	Note 21, 22
CI	Load capacitance (CL)	8	12	16	pF	
ESR	Equivalent Series resistance (ESR)	_	_	100	Ohm	

Notes

20. C/I test conditions: Interfering signal has same modulation scheme as CYRF9935. Measured using -67 dBm input power for the wanted signal.
 21. Crystal oscillator startup time is proportional to crystal equivalent serial inductance. Larger equivalent serial inductance will cause longer startup time. 1.5 ms stable time when CYRF9935 switches from sleep mode to Idle-I mode is set using equivalent serial inductance of maximum 30 mH.
 22. Small crystal oscillator physical outline may increase equivalent serial inductance.



## **DC Characteristics**

Parameter	Description	Min	Тур	Max	Units	Notes
Vih	HIGH level input voltage (V <sub>IH</sub> )	0.7 × VIN	-	VIN	V	
Vil	LOW level input voltage (V <sub>IL</sub> )	VSS	-	0.3 × VIN	V	
Voh	HIGH level output voltage (V <sub>OH</sub> )	VIN – 0.3	-	VIN	V	
Vol	LOW level output voltage (V <sub>OL</sub> )	-	_	0.3	V	

### **Power-On Reset**


Parameter	Description	Min	Typical	Max	Units	Notes
PS_IPEAK	Power ramp up time	-	_	100	ms	Note 23
Trpw	Power on reset	-	_	50	ms	Note 24



## **Ordering Information**


Ordering Code	Package	Temperature Range	Comments
CYRF9935-24LQXC	24-pin (4 × 4 × 0.55 mm) Sawn QFN		This part is not recommended for new designs (NRND)

### **Ordering Code Definitions**





## **Packaging Information**



- 1. 🕅 HATCH IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT :  $29 \pm 3 \text{ mg}$
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 \*F





## Acronyms

## Table 38. Acronyms Used in this Document

Acronym	Description
AACK	Auto-Acknowledge
AAWD	Auto ACK Wait Delay
ACK	Acknowledge
ARSC	Auto Resend Count
DPL	Dynamic Payload
ESR	Equivalent Series Resistance
FIFO	First In First Out
I/O	Input/Output
LSB	Least Significant Bit
MCU	Microcontroller Unit
MISO	Master In Slave Out
MSB	Most Significant Bit
NRND	Not recommended for new designs
PLL	Phased Locked Loop
QFN	Quad Flat No-lead
RF	Radio Frequency
RSD	Resend Delay
R/W	Read/Write
RX	Receive
RXer	Receiver
SCK	Serial Clock
SPI	Serial Peripheral Interface
ТΧ	Transmit
TXer	Transmitter
VoRF	Voice over Radio Frequency

## **Document Conventions**

#### **Units of Measure**

#### Table 39. Units of Measure

Symbol	Unit of Measure				
°C	degree Celsius				
dBm	decibel-milliwatt				
GHz	gigahertz				
kHz	kilohertz				
MHz	megahertz				
MΩ	megaohm				
μA	microampere				
μF	microfarad				
mA	milliampere				
mH	millihenry				
mm	millimeter				
ms	millisecond				
mW	milliwatt				
nA	nanoampere				
nH	nanohenry				
ns	nanosecond				
Ω	ohm				
%	percent				
ppm	parts per million				
pF	picofarad				
V	volt				



# **Document History Page**

Revision	ECN No.	Orig. of Change	Submission Date	Description of Change
**	4184206	DEJO	11/08/2013	New data sheet.
*A	4202840	DEJO	11/26/2013	Updated Pin Descriptions: Added Note 3 and referred the same note in pins 7, 12 and 18.
				Updated Power Management: Updated Figure 2. Updated Table 8: Updated Condition corresponding to Path 1 and also added one more condition. Updated Condition corresponding to Path 3. Replaced CE with Mode in Condition corresponding to Path 8-9. Added details corresponding to Path 15. Added a Note below the table. Updated Sleep Mode: Updated description.
*B	4220889	ANKC	12/15/2013	Updated Block Diagram.
				Updated Pin Descriptions: Updated Note 3 (Removed "of 3.3 V").
				Updated Functional Overview: Updated Interrupt: Updated Table 1 (Replaced "TX_MT" with "TX_MAX_ARSC"). Updated RF Pins: Updated description. Updated RF Channel: Updated description. Updated Transmit Power control: Updated Table 4 (Replaced "Address" with "Indirect Register Address"). Updated RSSI Operation: Updated description.
				Updated Power Management: Updated Figure 2. Updated Table 8 (Updated "Path" column, replaced "Undefined" with "Reset" Updated Idle-I Mode: Updated description. Updated Sleep Mode: Updated description. Updated Transmit Mode: Updated description.
				Updated SPI Command: Updated SPI Timing: Updated Figure 10. Updated Table 22: Removed T <sub>cd</sub> , T <sub>cdz</sub> parameters and their details. Replaced "CSN" with "SPI_nSS". Updated "Symbol" column. Updated SPI Command for TX FIFO Access: Updated Table 31 (Updated details of Byte 2).
				Updated Absolute Maximum Ratings: Included "Parameter" column and renamed the existing "Parameter" column as "Description". Replaced "VCC" with "VIN". Replaced "VSS" with "GND".



Revision	ECN No.	Orig. of Change	Submission Date	Description of Change
*B (Cont.)	4220889	ANKC	12/15/2013	Updated Operating Range: Included "Parameter" column and renamed the existing "Parameter" column as "Description". Replaced "VCC" with "VIN".
				Updated Electrical Specifications: Updated Power Consumption: Included "Parameter" column and renamed the existing "Item" column as "Description". Updated General RF Conditions: Included "Parameter" column and renamed the existing "Item" column as "Description". Changed maximum value of "Operating frequency" from 2480 to 2525. Removed "Non-overlapping channel spacing (2 Mbps)", "Non-overlapping channel spacing (250 kbps)" and their details. Updated Transmitter Operation: Included "Parameter" column and renamed the existing "Item" column as "Description". Removed "RF power control range" and its details. Updated Receiver Operation: Included "Parameter" column and renamed the existing "Item" column as "Description". Removed "Sensitivity degration @ LNA low gain mode" and its details. Updated Crystal Specification: Included "Parameter" column and renamed the existing "Item" column as "Description".
				Included "Parameter" column and renamed the existing "Item" column as "Description". Replaced "VCC" with "VIN". Updated Power-On Reset: Included "Parameter" column and renamed the existing "Item" column as "Description".
*C	4341593	ANKC	04/15/2014	Changed status from Preliminary to Final.
				Updated Key Features. Updated Pin Configuration: Updated Figure 1.
				Updated Pin Descriptions.
				Updated Functional Overview: Removed Clock frequency measurement. Updated RF Pins: Updated description. Updated Transmit Power control: Updated description. Updated Table 5. Updated RSSI Operation: Updated description. Updated description. Updated Table 7.
				Updated Power Management: Updated description. Updated Table 8. Updated Sleep Mode: Updated description. Updated Transmit Mode: Updated description. Updated Receive Mode: Updated description.



Revision	ECN No.	Orig. of Change	Submission Date	Description of Change
	4341593	ANKC	04/15/2014	Updated Baseband Engine: Updated Packet Format: Updated Preamble: Updated description. Updated Address: Updated description. Updated Packet Control Word: Updated Payload Length: Updated Auto-Retransmit Mode: Updated description. Updated Auto-Retransmit Mode: Updated Table 18. Updated Table 18. Updated Table 19. Updated Table 19. Updated Figure 4. Updated Data Packet Loss: Updated ACK Packet Loss: Updated description.
				Renamed "FIFO Handle and Control" as FIFO Control. Updated Overview: Updated description. Updated TX FIFO Access: Updated description. Updated Table 23.
				Updated SPI Command: Updated SPI Timing: Updated Table 24. Updated Command List: Updated Table 25: Updated details in "Description" column for R_REGISTER, W_REGISTER, R_RX_PAYLOAD, W_TX_PAYLOAD, W_ACK_PAYLOAD, and REUSE_TX_PAYLOAD commands. Added Notes 7, 8, and 6. Referred Notes 7, 6 in "Command Word" of W_TX_PAYLOAD commands. Referred Notes 8, 6 in "Command Word" of W_ACK_PAYLOAD commands. Referred Notes 8, 6 in "Command Word" of W_ACK_PAYLOAD command. Updated SPI Command for Register Read and Write: Updated description. Updated SPI Command for RX FIFO Access: Updated Note 9 referred in Table 29. Updated SPI Command for TX FIFO Access: Updated Table 33.
				Updated Register Sets: Updated details in "Description" column for 0x03 address. Updated details in "Description" column for 0x05 address. Updated details in "Description" column for 0x08 address. Updated details in "Bit", "Reset Value", "Description" columns for 0x21 address Updated details in "Description" column for 0x3C address.
				Updated Application Circuit: Updated Figure 11. Updated Table 37.



Document Title: CYRF9935, WirelessUSB™ NX 2.4 GHz Low Power Radio Document Number: 001-88748				
Revision	ECN No.	Orig. of Change	Submission Date	Description of Change
*C (cont.)	4341593	ANKC	04/15/2014	Updated Electrical Specifications: Updated Power Consumption: Updated typical value of Idd_idle2 parameter. Updated description of Idd_tx6, Idd_tx12, Idd_tx18 parameters. Updated General RF Conditions: Updated minimum value of F_op parameter. Updated typical value of Df2avg parameter. Updated typical value of Df1avg parameter. Updated Transmitter Operation: Updated maximum value of BW_20dB_2M parameter. Updated Receiver Operation: Updated Note 20 referred in Notes column.
*D	4529727	DEJO	10/28/2014	Updated Functional Overview: Updated RF Channel: Updated Table 2: Replaced "126" with "125" in "Channel Number (Decimal)" column. Updated Transmit Power control: Updated Table 4: Replaced "address" with "register" in "Description" column.
				Updated Baseband Engine: Updated Packet Control Word: Updated PID: Updated description. Updated NOACK: Updated description. Updated Auto-Retransmit Mode: Updated description. Updated description. Updated Table 18: Replaced "AA" with "Auto-ACK" in "Description" column corresponding to "0x05" address.
				Updated SPI Command: Updated Command List: Updated Table 25: Added Note 5 and referred the same note in "00AAAAAA" and "01AAAAAA" in "Command Word" column. Updated SPI Command for TX FIFO Access: Updated Table 33: Removed row corresponding to "Byte 3–34".
				Updated Register Sets: Updated details in "Description" column for bit 1 of 0x01 address. Replaced "AA" with "Auto-ACK" in "Description" column for 0x05 address. Replaced "PIPI" with "PIPE" in "Description" column for 0x13, 0x14, and 0x15 addresses. Updated Indirect Registers: Updated Table 36: Updated details in "Description" column for bit 6:0 of 0x00 address. Removed row corresponding to 0x0B address.
				Completing Sunset Review.



Document Title: CYRF9935, WirelessUSB™ NX 2.4 GHz Low Power Radio Document Number: 001-88748				
Revision	ECN No.	Orig. of Change	Submission Date	Description of Change
*E	4616502	DEJO	01/21/2015	Updated Functional Overview: Updated Interrupt: Updated Table 1: Updated details in "Description" column for TX_DS Interrupt source. Updated details in "Description" column for TX_FIFO Interrupt source. Updated TX FIFO Access: Updated Table 22: Updated details in "Description" column for 0x01 address. Updated details in "Description" column for 0x28 address. Updated SPI Command: Updated SPI Status in Command Phase: Updated SPI Status in Command Phase: Updated description. Added Table 26. Updated SPI Command for RX FIFO Access: Updated description. Added Table 30. Updated SPI Command for TX FIFO Access: Updated description. Updated SPI Command for TX FIFO Access: Updated description. Updated Table 31: Updated Table 31: Updated Table 33: Updated Note 13 referred in Table 31. Updated Table 33: Updated Register Sets: Updated Register Sets: Updated details in "Description" column for bit 1 of 0x01 address.
*F	5216464	UTSV	04/11/2016	Added NRND note in Ordering Information. Updated the Cypress logo, copyright information, and Sales, Solutions, and Legal Information.





## Sales, Solutions, and Legal Information

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

### **PSoC<sup>®</sup>Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Forums | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2013-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and other countries intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software solely for use with Cypress (either directly or indirectly or indirectly broughts, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software is non-exclusive, nontransferable license products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infinged by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-88748 Rev. \*F