

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild guestions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



September 1983 Revised May 2005

MM74HC273 Octal D-Type Flip-Flops with Clear

General Description

The MM74HC273 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flip-flops. They possess high noise immunity, low power, and speeds comparable to low power Schottky TTL circuits. This device contains 8 master-slave flip-flops with a common clock and common clear. Data on the D input having the specified setup and hold times is transferred to the Q output on the LOW-to-HIGH transition of the CLOCK input. The CLEAR input when LOW, sets all outputs to a low state

Each output can drive 10 low power Schottky TTL equivalent loads. The MM74HC273 is functionally as well as pin compatible to the 74LS273. All inputs are protected from damage due to static discharge by diodes to $V_{\mbox{\footnotesize CC}}$ and ground.

Features


- Typical propagation delay: 18 ns
- Wide operating voltage range
- Low input current: 1 µA maximum
- Low quiescent current: 80 µA (74 Series)
- Output drive: 10 LS-TTL loads

Ordering Code:

| Order Number | Package Number | Package Description |
|--------------|----------------|-----------------------------------------------------------------------------|
| MM74HC273WM | M20B | 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide |
| MM74HC273SJ | M20D | 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide |
| MM74HC273MTC | MTC20 | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| MM74HC273N | N20A | 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide |

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Truth Table


(Each Flip-Flop)

| pop) | | | |
|-------|----------|---|---------|
| | Inputs | | Outputs |
| Clear | Clock | D | Q |
| L | Х | Х | L |
| Н | ↑ | Н | Н |
| Н | ↑ | L | L |
| Н | L | X | Q_0 |

- H = HIGH Level (Steady State)
 L = LOW Level (Steady State)
 X = Don't Care

 ↑ = Transition from LOW-to-HIGH level
 Q₀ = The level of Q before the indicated steady state input conditions were established

Logic Diagram



Absolute Maximum Ratings(Note 1) (Note 2)

 $\begin{array}{lll} \text{DC Output Voltage (V_{OUT})} & -0.5 \text{ to V}_{CC} + 0.5 \text{V} \\ \text{Clamp Diode Current (I}_{IK}, I_{OK}) & \pm 20 \text{ mA} \\ \text{DC Output Current, per pin (I}_{OUT}) & \pm 25 \text{ mA} \\ \text{DC V}_{CC} \text{ or GND Current, per pin (I}_{CC}) & \pm 50 \text{ mA} \\ \text{Storage Temperature Range (T}_{STG}) & -65^{\circ}\text{C to} + 150^{\circ}\text{C} \\ \end{array}$

Power Dissipation (P_D)

(Note 3) 600 mW S.O. Package only 500 mW

Lead Temperature (T_L)

(Soldering 10 seconds) 260°C

Recommended Operating Conditions

| | Min | Max | Units |
|-----------------------------------------------|-----|----------|-------|
| Supply Voltage (V _{CC}) | 2 | 6 | V |
| DC Input or Output Voltage | | | |
| (V_{IN}, V_{OUT}) | 0 | V_{CC} | V |
| Operating Temperature Range (T _A) | -40 | +85 | °C |
| Input Rise or Fall Times | | | |
| $(t_r, t_f) V_{CC} = 2.0V$ | | 1000 | ns |
| V _{CC} = 4.5V | | 500 | ns |
| $V_{CC} = 6.0V$ | | 400 | ns |
| | | | |

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature denating — plastic "N" package:

Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

DC Electrical Characteristics (Note 4)

| Symbol | Parameter | Conditions | V _{CC} | T _A = 25°C | | T _A = -40 to 85°C | T _A = -55 to 125°C | Units |
|-----------------|--------------------|------------------------------------------|-----------------|-----------------------|------|------------------------------|-------------------------------|-------|
| Зушьог | | | VCC | Тур | | Guaranteed Limits | | |
| V _{IH} | Minimum HIGH Level | | 2.0V | | 1.5 | 1.5 | 1.5 | V |
| | Input Voltage | | 4.5V | | 3.15 | 3.15 | 3.15 | V |
| | | | 6.0V | | 4.2 | 4.2 | 4.2 | V |
| V _{IL} | Maximum LOW Level | | 2.0V | | 0.5 | 0.5 | 0.5 | V |
| | Input Voltage | | 4.5V | | 1.35 | 1.35 | 1.35 | V |
| | | | 6.0V | | 1.8 | 1.8 | 1.8 | V |
| V _{OH} | Minimum HIGH Level | $V_{IN} = V_{IH}$ or V_{IL} | | | | | | |
| | Output Voltage | $ I_{OUT} \le 20 \ \mu A$ | 2.0V | 2.0 | 1.9 | 1.9 | 1.9 | V |
| | | | 4.5V | 4.5 | 4.4 | 4.4 | 4.4 | V |
| | | | 6.0V | 6.0 | 5.9 | 5.9 | 5.9 | V |
| | | $V_{IN} = V_{IH}$ or V_{IL} | | | | | | |
| | | $ I_{OUT} \le 4.0 \text{ mA}$ | 4.5V | 4.2 | 3.98 | 3.84 | 3.7 | V |
| | | $ I_{OUT} \le 5.2 \text{ mA}$ | 6.0V | 5.7 | 5.48 | 5.34 | 5.2 | V |
| V _{OL} | Maximum LOW Level | $V_{IN} = V_{IH}$ or V_{IL} | | | | | | |
| | Output Voltage | $ I_{OUT} \le 20 \ \mu A$ | 2.0V | 0 | 0.1 | 0.1 | 0.1 | V |
| | | | 4.5V | 0 | 0.1 | 0.1 | 0.1 | V |
| | | | 6.0V | 0 | 0.1 | 0.1 | 0.1 | V |
| | | $V_{IN} = V_{IH}$ or V_{IL} | | | | | | |
| | | $ I_{OUT} \le 4 \text{ mA}$ | 4.5V | 0.2 | 0.26 | 0.33 | 0.4 | V |
| | | $ I_{OUT} \le 5.2 \text{ mA}$ | 6.0V | 0.2 | 0.26 | 0.33 | 0.4 | V |
| I _{IN} | Maximum Input | V _{IN} = V _{CC} or GND | 6.0V | | ±0.1 | ±1.0 | ±1.0 | μА |
| | Current | | | | | | | |
| I _{CC} | Maximum Quiescent | V _{IN} = V _{CC} or GND | 6.0V | | 8 | 80 | 160 | μА |
| | Supply Current | I _{OUT} = 0 μA | | | | | | |

Note 4: For a power supply of 5V \pm 10% the worst case output voltages (V_{OH} , and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at $V_{CC} = 5.5V$ and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN} , I_{CC} , and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

AC Electrical Characteristics

 $V_{CC} = 5V$, $T_A = 25^{\circ}C$, $C_L = 15$ pF, $t_r = t_f = 6$ ns


| Symbol | Parameter | Conditions | Тур | Guaranteed Limit | Units |
|-------------------------------------|--------------------------------------------|------------|-----|---------------------|-------|
| f _{MAX} | Maximum Operating Frequency | | 50 | 30 | MHz |
| t _{PHL} , t _{PLH} | Maximum Propagation Delay, Clock to Output | | 18 | 27 | ns |
| t _{PHL} | Maximum Propagation Delay, Clear to Output | | 18 | 27 | ns |
| t _{REM} | Minimum Removal Time, Clear to Clock | | 10 | 20 | ns |
| t _s | Minimum Setup Time Data to Clock | | 10 | 20 | ns |
| t _H | Minimum Hold Time Clock to Data | | -2 | 0 | ns |
| t _W | Minimum Pulse Width Clock or Clear | | 10 | 16 | ns |

AC Electrical Characteristics


 $C_L = 50~\text{pF},~t_\text{f} = t_\text{f} = 6~\text{ns}$ (unless otherwise specified)

| 0 | Parameter | Conditions | v _{cc} | T _A = 25°C | | T _A = -40 to 85°C T _A = -55 to 125°C | | Units |
|-------------------------------------|------------------------|-----------------|-----------------|-----------------------|-------------------|------------------------------------------------------------|------|-------|
| Symbol | | | | Тур | Guaranteed Limits | | | |
| f _{MAX} | Maximum Operating | | 2.0V | 16 | 5 | 4 | 3 | MHz |
| | Frequency | | 4.5V | 74 | 27 | 21 | 18 | MHz |
| | | | 6.0V | 78 | 31 | 24 | 20 | MHz |
| t _{PHL} , t _{PLH} | Maximum Propagation | | 2.0V | 38 | 135 | 170 | 205 | ns |
| | Delay, Clock to Output | | 4.5V | 14 | 27 | 34 | 41 | ns |
| | | | 6.0V | 12 | 23 | 29 | 35 | ns |
| t _{PHL} | Maximum Propagation | | 2.0V | 42 | 135 | 170 | 205 | ns |
| | Delay, Clear to Output | | 4.5V | 19 | 27 | 34 | 41 | ns |
| | | | 6.0V | 18 | 23 | 29 | 35 | ns |
| t _{REM} | Minimum Removal Time | | 2.0V | 0 | 25 | 32 | 37 | ns |
| | Clear to Clock | | 4.5V | 0 | 5 | 6 | 7 | ns |
| | | | 6.0V | 0 | 4 | 5 | 6 | ns |
| t _s | Minimum Setup Time | | 2.0V | 26 | 100 | 125 | 150 | ns |
| | Data to Clock | | 4.5V | 7 | 20 | 25 | 30 | ns |
| | | | 6.0V | 5 | 17 | 21 | 25 | ns |
| t _H | Minimum Hold Time | | 2.0V | -15 | 0 | 0 | 0 | ns |
| | Clock to Data | | 4.5V | -6 | 0 | 0 | 0 | ns |
| | | | 6.0V | -4 | 0 | 0 | 0 | ns |
| t _W | Minimum Pulse Width | | 2.0V | 34 | 80 | 100 | 120 | ns |
| | Clock or Clear | | 4.5V | 11 | 16 | 20 | 24 | ns |
| | | | 6.0V | 10 | 14 | 18 | 20 | ns |
| t _r , t _f | Maximum Input Rise and | | 2.0V | | 1000 | 1000 | 1000 | ns |
| | Fall Time, Clock | | 4.5V | | 500 | 500 | 500 | ns |
| | | | 6.0V | | 400 | 400 | 400 | ns |
| t _{THL} , t _{TLH} | Maximum Output Rise | | 2.0V | 28 | 75 | 95 | 110 | ns |
| | and Fall Time | | 4.5V | 11 | 15 | 19 | 22 | ns |
| | | | 6.0V | 9 | 13 | 16 | 19 | ns |
| C _{PD} | Power Dissipation | (per flip-flop) | | 45 | | | | pF |
| | Capacitance (Note 5) | | | | | | | |
| C _{IN} | Maximum Input | | | 7 | 10 | 10 | 10 | pF |
| | Capacitance | | | | | | | |


Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} \ V_{CC}^2 f + I_{CC} \ V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} \ V_{CC} \ f + I_{CC}$.




20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B



Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -0.20 64 4.4±0.1 -B-







DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.


|-12.00° R0.09mir GAGE PLANE 0.6±0.1 R0.09min -1.00 DETAIL A

MTC20REVD1

PIN #1 IDENT.

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative